The 2-D analytical solution of electrostatic potential and enhanced drain current is modeled for a dual metal surround gate junctionless transistor (DMSGJLT) by solving the Poisson equation using the ...

This paper shows that, for a given power budget, a practical phase-locked loop (PLL)-based clock multiplier generates less jitter than a delay-locked loop (DLL) equivalent. This is due to the fact ...